|
DRCL J-Sim API | ||||||||||
| PREV LETTER NEXT LETTER | FRAMES NO FRAMES | ||||||||||
WorkerThread.
ARP component.LL and ARP.Component#_start() when Component.run()ed.ActiveQueue is a queue and it is designed to interact with
a data pulling component.
Address implements an address scheme.
Scheduler to enable runtime admission control
on defines a unified interface for other protocols
(such as QoS-based routing and resource management protocols) to make/modify/release
a reservation, and to access installed reservations.
accept().
close().
connect().
ACARuntime.diag().
ACARuntime.diag(boolean).
ACARuntime.diag().
ForkManager.info(boolean).
ACARuntime.diag().
ACARuntime.diag().
ForkManager.list().
addProfile(src_, -1L, dest_, -1L, dscp_, -1L, dfp_).
addProfile(src_, -1L, dest_, -1L, 0L, 0L, dfp_).
addProfile(src_, -1L, 0L, 0L, 0L, 0L, dfp_).
#rtconfigPort.
#rtconfigPort.
now_)
for outputing the packet.
TrafficModel that implements TrafficPeriodic,
SpecR_DCTS and traffic shaper for traffic_CDSmooth.
TrafficModel and any SpecR that implements
SpecR_Direct.
TrafficModel that implements TrafficPeriodic,
SpecR_PTSP and traffic shaper for traffic_Periodic.
excluded_,
which is connected to this wire.
port_.
|
DRCL J-Sim API | ||||||||||
| PREV LETTER NEXT LETTER | FRAMES NO FRAMES | ||||||||||